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Abstract 
The Delta-Sigma Modulator (DSM) is widely applied in high-precision 
analog-to-digital (A/D) conversion, especially for low-frequency applications 
including sensor interface and biomedical signal acquisitions. In these applications, 
the DSMs are required to deal with biomedical signals, such as electroretinography, 
electroencephalogram, electrocardiogram and electromyogram signals; so it is 
required to have low offset and low flicker noise as the frequency range of these 
noises overlaps with the signals of interest. 
Although offsets can be removed by digital circuits, it is always desirable that the 
analog front-end circuits can remove the offsets in the first hand. The chopper 
stabilization technique is popular for reducing offset and flicker noises in amplifiers by 
shifting the signal to outside the noise frequency range before the processing and 
converting it back to the baseband after the processing. 
In this thesis, a first chopper-stabilized high-pass DSM with experimental results is 
reported for suppressing offset and low-frequency noises, and an improved version of 
the chopper-stabilized high-pass DSM is reported with simulation results. For the first 
DSM, a new circuit technique to suppress the residual offset caused by the chopper 
switch charge injection is proposed. Enabled by an amplifier sharing architecture, the 
technique diverts the error charge generated by the critical chopper to the second stage 
of the modulator such that the error becomes first-order high-pass shaped. Fabricated 
in a O.lSjim CMOS technology, the 2nd-order DSM realizes 82dB dynamic range over 
a IkHz bandwidth while consuming 144|iW from a 1,8V supply. The offset is 403|iV 
and the flicker noise is invisible in the measured output spectrum down to 4Hz. The 
core area of the chip is 0 .16nW. For the second DSM, it aimed at less chopper pairs 
to achieve more stable and area saving circuit and at low power consumption for the 
usage of portable devices. It was also designed in a 0.18|im CMOS technology; this 
2nd-order feed-forward DSM realizes 55dB dynamic range over a 256Hz bandwidth, 
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Chapter 1 Introduction 
1.1 Motivation 
There is an increasing trend of sensing biomedical signals using low-power 
portable devices. The history of biosensors started in 1962 when Leland C.Clack 
invented enzyme electrodes for glucose concentration measurement. Since then, 
research communities from various fields have worked together to develop more 
sophisticated, reliable bio-sensing devices. The use of thermal transducers of 
biosensors was proposed in 1974 and the new devices were named thermal enzyme 
probes and enzyme thermistors. Then in 1975, the optical sensor was proposed. [1] 
The biosensor is a combination of two parts: a bio-element and a sensor element. 
Depending on the transducing mechanism used, the biosensors can be categorized to 
different types, such as resonant biosensors, optical biosensors, thermal biosensors, 
ion-sensitive Field Effect Transistor (FET) biosensors, electrochemical biosensors and 
so on. [V 
The bio-interface is a key part in biosensor system; Figure 1.1 shows the basic 
block diagram of the front-end bio-interface of a portable biomedical sensor system. 
INA here means instrumentation amplifier. A key block of the system is the 
analog-to-digital converter (ADC). Typically Delta-Sigma (DS) ADC is employed in 
biomedical sensor systems for its high resolution and robust performance against 
circuit non-idealities. 
1 
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, ^ Anti- Delta-
Input , K I A \ ,• • O- Decimation 
. ^ • — INA > “ aliasing - ~ S igma - = • • 
signal Filter ADC Filter 
Figure 1.1: Block diagram of bio-interface 
The typical medical signal parameter and their frequency ranges are shown in 
Table 1.1; from this table, we can find that all the medical signals has very low 
frequency range, and also we know that these signals has very small magnitudes in the 
scale of micro-volt. Therefore, the input signal should be amplified by instrumentation 
amplifier before goes through Delta-Sigma Modulator. And through all processes, the 
low frequency noise including flicker noise and offset should be small enough to make 
sure that it w i l l not exceed the thermal noise floor. 
Parameter Abbreviation Frequency Range 
Electroretinography ERG DC-50Hz 
Electroencephalogram EEG DC-150Hz 
Electrocardiogram ECG 0.01-250Hz 
Electromyogram EMG 5-500Hz 
Table 1.1: The frequency range and magnitude of bio-signals 
Figure 1.2 illustrates the state of the art in ADCs in CMOS technologies with the 
resolution and bandwidth relationships placed [2]. The ranges of the specifications for 
2 
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the main applications of our project area (the biomedical system) are depicted on this 
plane in an approximated way. From this figure, the Delta Sigma Modulation based 
ADCs provide high resolution for low to medium signal band widths, perfectly suitable 
for biomedical signal acquisition. 
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Figure 1.2: The art of ADCs in CMOS technologies for different applications 
(Reproduced from “CMOS Cascade Sigma-Delta Modulators for Sensors and Telecom" 
[2]) 
In these applications, the overall performance of the DSM is influenced by the noise 
induced from the whole circuit, because high resolution needs large signal to noise 
ratio, which means the output noise should be reduced as low as possible. Three kinds 
3 
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of noises may degrade the output performance, which are thermal noise, flicker noise 
and offset; for the low frequency applications, the flicker noise and offset are the 
dominant noises. To reduce the effect of these noises, three ways can be used. The first 
way is to reduce the noise directly by carefully selecting physical parameters, for the 
thermal noise, which is constant over all frequency bands; it can be reduced directly 
by enlarging the sampling capacitor. For the flicker noise, it can be degraded by 
increasing the gate area W * L of the input MOS transistor. For the offset, the switch 
offset can be reduced by decreasing the gate area W * L of the switch; the operational 
amplifier offset can be reduced by choosing small Vos^ sat； the second way is called 
correlated double sampling technique [3], it samples the noise in one phase and cancel 
it in next phase. For the sample and hold process, this technique may have some 
accuracy problem i f the changing rate of the noise is large. The third way is using 
chopper-stabilization technique to separate the large-noise outside the signal band [3:. 
It modulates the signal to high frequency band before it goes to the circuit with large 
flicker noise and offset, and then modulates the signal back to baseband, at the same 
time convert the flicker noise and offset to high frequency band. 
For the area saving and simplicity of chopper-stabilization technique, it is widely 
used in low frequency applications. So in this thesis, we are aimed at further reducing 
the low frequency noise by using chopper-stabilization technique, the circuit wi l l be 
more efficiency and have less remaining noises. 
4 
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1.2 Organization of the Thesis 
This thesis is organized as follows. Chapter 2 reviews the fundamental theory of 
the DSM, including the chopper-stabilization technique for reduction of low-frequency 
noise. In Chapter 3, the non-idealities in system modeling is introduced, which 
includes the jitter noise, the finite open-loop gain, finite bandwidth, finite slew-rate, 
capacitor ratio error, thermal noise and switch charge injection error. Chapter 4 
introduces a chopper-stabilized high-pass delta-sigma modulator in 1.8V 0.18|im 
CMOS, it contains the structure selection, system modeling and parameter selection, 
circuit implementation, layout implementation and measurement results. Chapter 5 
introduces a low-power chopper-stabilized delta-sigma modulator in 1.2V 0.18|im 
CMOS, it contains the structure selection, system modeling and parameter selection, 
circuit implementation and simulation results. Chapter 6 gives the basic method to 
build the decimation filter in Matlab. Finally, Chapter 7 concludes the thesis and gives 
some suggestions for further research. 
5 
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2.1 Introduction to sampling technique 
There are two categories of ADC depending on the rate of sampling, one kind of 
ADC samples the input at Nyquist rate, which is twice of the bandwidth, the other 
kind of ADC samples the input at a rate that is much higher that the bandwidth and we 
call it oversampling. 
There are three main reasons for using oversampling: 
1. It is easier to avoid the aliasing problem, because it is very difficult to construct an 
anti-aliasing filter with the sharp cutoff slope without increasing the sampling rate. But 
i f we use oversampling technique, only simple first-order filters are required. Figure 
2.1 and Figure 2.2 illustrate the sampled signal with different frequencies. 
2. It can achieve higher resolution easily. 
3. It can reduce random noise. Let's say, i f multiple samples are taken with random 
noise added to each sample, N samples wi l l reduce the average noise power to 1/N, so 
using the oversampling technique can reduce the average noise power by 1/OSR, 
where OSR means oversampling ratio. 
6 
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i i Required analog lowpass filter response 
M A 禍 AAA 
-4Fi -3Fi -2Fi -Fi Fi 2Fi 3Fi 4Fi f[Hz] 
Figure 2.1: Sampled signal with sampling frequency a little bit larger than Nyquist rate 
A Required analog lowpass filter response 
A , . . - . . . . A 
-4Fi -3F-, -2Fi -Fi Fi 2Fi 3Fi 4Fi f[Hz] 
Figure 2.2: Sampled signal wi th sampling frequency much larger than Nyquist rate 
The OSR is defined as the ratio between the sampling frequency (fs) and the 
Nyquist frequency (2*bandwidth). 
OSR = Eq(2.1) 
2*BW 
Aliasing 
Aliasing [4] is a serious problem in sampling process; it is an effect that causes 
different continuous signals to become indistinguishable when sampled, or the 
distortion that when the signal is sampled and reconstructed as an alias of the original 
signal. In order to avoid aliasing problem, we should make sure that the sampling 
frequency is at least twice input frequency. 
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Vk f f 
yaat.u8l y^ alias 
T 2T 37 4T t 
fsample^ 1 汗 
Figure 2.3: Two different sinusoids that fit the same set of samples 
2.2 Delta-sigma order & noise-shaping order 
2.2.1 First order delta-sigma modulator 
The DSM provides the quantization form of a pulse-density signal, the density of 
the pulses means the average value of the signal. The basic order DSM is shown in 
Figure 2.4. 
[ Integrator ] 
V i n { k T ) _ D e l a y | > _ w V o u t ( k T ) 
-> ^ I + A I 
1-bit L 
DAC 
Figure 2.4: Block diagram of a 1 order DSM 
The negative feedback system to perform subtraction is the concept of “delta”. The 
difference between the input voltage and the negative feedback output voltage is added 
8 
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together by an integrator. This process is the concept of sigma. I f we represent the 
transfer function o f an ideal integrator as 1/s, the 1-bit quantizer modeled as a simple 
white error, Qe(s). We can get the transfer function [5] 
Vout i s ) = Vtn i s ) ⑷ E q ( 2 . 2 ) 
The frequency domain model is shown in Figure 2.5. 
Qe(s) 
+ J^ 
V i n ( s ) — — • ( J ) — — > > Vout(s) 
Figure 2.5: Frequency domain model of a order DSM 
The digital output comparing to the analog input is shown in Figure 2.6. 
Analog input 1-bit digital output 
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Figure 2.6: The digital output comparing to the analog input 
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From the characteristic equation, we can see that the transfer function for the input 
signal is a low-pass filter but the transfer function for the quantization noise is a 
high-pass filter. So the signal has a higher gain and the noise has very small gain 
within the bandwidth, and the noise is larger out of the bandwidth. The action that 
pushes the noise out of the bandwidth is called noise shaping [5]. 
1 
V X 
i V o U T IN s + 1 
I竭 I • 
Signal Bandwidth of 
bandwidth the modulator 
Figure 2.7: Frequency response of the order DSM 
The in-band quantization noise power [2] with order noise-shaping is calculated 
by 
� 2 = f f b 色 * i ( I H L ) ' df 二 ( 丄 
e,DSM J_fb 12 f s \ fs J 乂 3 6 \OSRJ 
where A is the least significant bit of the quantizer. 
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And the peak dynamic range of order lowpass DSM is 
DR = 1 0 〖 o 沒 ( ^ j = 顶 卩 沒 ( f * 施 叫 I f * ^ v ^ j 
=6.02iV + 1.76 - 5.17 + 30log{OSR) Eq(2.4) 
2.2.2 High order delta-sigma modulator 
For the high order DSM, the transfer function is 
V o u 似 = ( j ^ f + Q . W ( j ^ f Eq(2.5) 
where L is the delta-sigma loop order. 
So the in-band quantization noise power with higher order noise-shaping is 
calculated by 
2 f f b a 2 1 f2nf、2L a 2 ( n ^ 。 
‘ M - L f , J d f 二 [ — ) Eq(2’6) 
And the peak dynamic range of higher order lowpass DSM is 
DR = 1 � � � J t l 二 ) 二 10 丨。5 ( f * ) 
=6.02N + 1.76 + lOlog ( ^ ) + (2L + mOlog^OSR) Eq(2.7) 
The noise shaping graph of first order, second order and third order modulator is 
shown i l l Figure 2.8. 
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Figure 2.8: Noise shaping comparison of different orders 
From Figure 2,8, we can see that as the loop order increases, the noise shaping 
effect is more obvious. So the dynamic range is higher as the loop order increases with 
the same OSR. The relationship between dynamic range (DR) and loop order is shown 
in Figure 2.9, which is based on decibel value of DR in Eq(2.7). [2: 
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Figure 2.9: The relationship between SNR, OSR and Loop order 
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The problem is that higher order filtering using single-loop DSM suffers from 
instability problems and higher power consumption, so there is tradeoff between 
dynamic range, stability and power consumption. 
2.3 Chopper-stabilization technique 
There are two kinds o f intrinsic noise in MOS transistors, namely thermal noise 
and flicker noise. The thermal noise is a kind o f white noise, which means that it is 
constant through all frequency range. For the MOS operating in the triode and 
saturation regions, the thermal noise can be estimated as: 
Sv,triode =柳Ron (V'/Hz) Eq(2.8) 
S,,saturation=~(V'/Hz) Eq(2.9) 
where k is the Boltzmami constant, T is the absolute temperature, and Ron is the 
tumed-on resistance of the MOS transistor [6'. 
The flicker noise is related to the life time of the carrier and is inversely 
proportional to frequency. 
、 i " = * f ( 印 z ) Eq(2.10) 
where K is the fabrication parameter, W is the width of the MOS transistor, L is the 
length o f the MOS transistor, Cox is the gate capacitance per unit area, and f is the 
operational frequency [6:. 
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Normally, the flicker noise dominates in the frequency band when the frequency is 
smaller than the corner frequency fc, and the thermal noise dominates in the frequency 
band when the frequency is larger than the corner frequency fc. Figure 2.10 illustrates 
the previous relationships between two kinds of noises. 
VN(DB} I I I I ITTFL~~| I | I I [ | | | I I I | I MIL~ I J I I I I ~ I | MIL 
\ FLICKER NOISE | 
丄 F I 
S 1 
V I 
I M ： r—— 
！! 1 
i ihermal noise 
llllll l l l l l l llll I IhIIi I I M i i i l i f _ 
fc 
Figure 2.10: The noise model with different frequency 
So when the frequency is small, we need to eliminate the flicker noise in the 
frequency band. The basic idea of chopper technique [3] is to separate the signal 
frequency band and noise frequency band. Firstly, the input signal is modulated to a 
higher frequency through one chopper, and then the modulated signal goes through the 
circuit with offset and 1/f noise; for the offset and 1/f noise is at low frequency band 
and the modulated signal is at high frequency band, they wi l l not influence each other; 
finally, one chopper is used to modulate the input signal back to the baseband, the 
chopper processes are illustrated in Figure 2.11 and Figure 2.12. 
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MI(T) M2 ⑴ 
JL + IS. JR 
VLN ~ — — K ^ ) ~ ^ V�UT 
VOS+VN 
FIGURE 2 . 1 1 : THE CHOPPER AMPLIFICATION BLOCK DIAGRAM 
C^H � R \ �CH 
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" ^ h 1 I I r frequency 
Figure 2.12: The power spectra density illustration of chopper effect 
But this technique has charge injection problem. As illustrated in Figure 2.13, 
when the input chopper switch changes its state, it wi l l induce charge injection errors; 
these spikes originate from the charge injection mismatch of the switches. And the 
residual offset voltage can be calculated as: [3][6][7: 
Vos = jVspike Eq(2.11) 
where x is time constant of switch, T is the period of chopper clock, Vspike is the 
average voltage magnitude of the spikes. So normally we can reduce the charge 
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injection errors by lowering the chopping frequency, lowering the input impedance 
and reducing the spike energy. 
CHOPPER CLOCK ! | _ _ _ _ 
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Figure 2.13: The chopper switch charge injection error 
2.4 Mirrored integrator 
Figure 2.14 shows a chopper-stabilized integrator. The two choppers enclose only 
the amplifier to suppress its flicker noise and offset. These choppers are transparent to 
the rest of the circuit and this integrator can readily be used as a part of the loop filter 
in a low-pass DSM. When the positions of the choppers change to the places shown in 
Figure 2.15, where the signals stored in the feedback capacitors Chi's are also 
modulated by the choppers, the signal transfer function (STF) of the circuit becomes: 
Vin ^ ) Cfu 1+厂 1 丄V ) 
The positive sign in the denominator of Eq(2.12) is a result of the modulation of 
the feedback capacitor. This circuit is called mirrored integrator [8] [9] and its STF has 
infinite gain at iJ2 and a gain of Ci/2Chi at DC. It can be used as the loop filter for a 
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high-pass DSM to generate infinite loop gain (ideally) at fs/2. In other words, when the 
integrator is chopper-stabilized, it becomes a resonator. 
In Figure 2.15, the amplifier's flicker noise and offset flow to the output through 
the same path as the input does. However, as the input of the high-pass DSM lies 
around fs/2 and the flicker noise and offset are around DC, the latter does not corrupt 
the former. The choppers here merely change the transfer function. To accept 
baseband inputs, another chopper can be added in front of the input sampling network 
to modulator the baseband signal to f j l before being processed by the DSM. 
The mirrored-integrator-based high-pass DSM are more immune to capacitor 
mismatches than the resonator-based one. The design presented in this paper is based 
on the former structure. 
n 
厂 厂 、-'HI 
^ CM ^ CM 
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Figure 2.14: The chopper-stabilized integrator. 
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Figure 2.15: The mirrored integrator 
2.5 Performance metrics 
It is convenient to introduce the most important specifications commonly used to 
characterize the performance of oversampling delta sigma converters. [2' 
2.5.1 Signal to noise ratio (SNR) 
Signal to noise ratios of ADCs represents the value of the largest root-mean-square 
(RMS) output signal into the converter over the RMS value of the noise. It commonly 
accounts for the linear performance of the converter, and is usually given in decibels. 
SNR\aB = 10log ( ^ ) Eq(2.13) 
where AY is the amplitude of the output, PQ is in-band power of quantization error. 
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2.5.2 Signal to noise and distortion ratio (SNDR) 
It is the ratio of the output power at the input frequency to the total in-band error 
power, it also takes the possible harmonics at the converter output into consideration 
[2]. 
2.5.3 Dynamic range 
It is the ratio of the largest output signal over the smallest output signal. Also it 
defined as the ratio of the output power at the input frequency with full-scale 
amplitude to the output power with SNR=0 [2]. I f we only consider the quantization 
error, then the dynamic range wi l l be 
DR\aB = 20log{2^ - 1) + 1.76 + mog ( ^ ) + (2L + l)mog{OSR) Eq(2.14) 
where B is the number of bits, L is the loop order, OSR is the oversampling ratio. 
2.5.4 Effective Number of Bits 
The effective number of bits (ENOB) is a measure based on the SNDR of an ADC 
with a full scale sinusoidal input signal. The ENOB can be calculated by: 
ENOB = (SNDRdB -1.76) / 6.02 Eq(2.15) 
2.5.5 Overload lever, XQL 
As in Figure 2.16, for large amplitudes close to full scale value XFS/2, overloading 
occurs, causing an increase of the in-band noise and a sharp drop in the SNR. The 
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maximum value of the SNR before that drop is SNR peak and the corresponding input 
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Figure 2.16: SNR versus input voltage 
2.6 Conclusion 
In this section, we have introduced some basic principles which are related to the 
final projects in this thesis. The sections 2.1, 2.2 and 2.5 are the principles to decide 
the details of DSM, such as oversampling ratio, loop order, quantization bits and so on; 
the sections 2.3 and 2.4 are the principles to decide the structure of the DSM and the 
techniques to reduce some non-ideal effects. 
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Chapter 3 Non-Idealities in System Modeling 
This chapter presents a study on the main non-ideal mechanisms that affect the 
performance of DSMs, and the system modeling of these non-ideal effects. 
3.1 Clock j i t ter 
The effect of clock jitter in DSM is independent of the structure or order of the 
modulator. The operation of a switched capacitor circuit depends on complete charge 
transfers during each of the clock phases, so the effect of clock jitter on it can be 
calculated in a fairly simple manner. Figure 3.1 shows the effect of clock jitter in the 
sinusoidal signal. 
Peak-to-peak jitter (ATs) 
— > ； ； ^ ^ 
\ — •； 
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I I I I 
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VPSIN27RFY: VPSINJCFST '： I 
K 
/ , ： SAMPLING ERROR (AVS) 
£ X — • 
Figure 3.1: The effect of clock jitter in the sinusoidal signal 
The sampling clock jitter increases the total error power in the quantizer output 
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during the non-uniform sampling. The error introduced when a sinusoidal signal with 
amplitude Vp and frequency fin is sampled at an instant and the amount of ATs is given 
by: 
x(t + A T s ) - 论 ） ~ 2nfinATsVpCOs(i2nfint) 二 A r j x � = A V ^ Eq(3.1) 
I f AFs is required to be at most 0.5 LSB 二 (F R E F + -厂R E F - ) / 2 N + I and we know Vp = 
(FREF+ -厂REF-)/2, then the maximum allowable peak-to-peak clock jitter should be 
ATsS 吾 X 念 Eq(3.2) 
In Figure 3.2, the model which is used to implement Eq(3.1) is presented and this 
effect can be simulated with Simulink. The sampling uncertainty ATs is assumed a 
Gaussian random process with standard deviation Ax. 
Sum Zero-Order ^UT 
Hold1 
~ ~ d u / d t • X 
Derivative ； 
Product 
Y X — • J X ~ 
Random Zero-Order Jitter 
Number Hold 
Figure 3.2: Simulink model of clock jitter 
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3.2 Non-ideal effect of operational amplifier 
3.2.1 Finite open-loop gain 
The integrator non-idealities for op-amp based design are generally finite DC gain, 
bandwidth and slew rate. In this section, we wi l l focus on the first issue. The 
schematic of a single-ended switched-capacitor integrator is shown in Figure 3.3. 
11 
Cf 
. —II . — . . . — , 
#1 I： #2 — ....�…O 
• , 、 J 
Figure 3.3: The single-ended SC integrator 
The ideal single-ended SC integrator transfer function is determined as: 
Eq(3.3) 
Lf 1一Z 丄 
The DC gain of the integrator is infinite in ideal case. However, the real amplifier 
has finite dc gain. This consequence of integrator "leakage" that a fraction a is added 
to the previous output of the integrator to each new input sample. And now, the new 
transfer function of the integrator with leakage becomes: 
收 E q ( 3 . 4 ) 
where the leakage factor a is equal to 
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a = 1 - — Eq(3.5) 
^OL 
and AOL is the open loop gain of the amplifier. 
3.2.2 Finite bandwidth and slew-rate 
There are two regions included in the settling time of Figure 3.4: linear and 
non-linear region. The linear region is due to the finite gain bandwidth (GBW) of the 
op-amp; the non-linear settling time is due to slew rate (SR) limitation of the amplifier; 
furthermore, it is heavily dependent on the step-size of the output. 
tsl , texp , 
^ — • J ^ ~ I ^ L 丄 
• O , I D E A 丨 — — — — — — - F 旧 -
• ： K 
• I I 
/ I I 
/ 丨 LINEAR 面 
/ I I 
Z I 丨 ！ 
K 1 1 ^ T 
Nonlinear Tmax=T/2 
(slew) 
Figure 3.4: Step responses indication the settling time 
For the slew rate limitation, slew rate is defined as the maximum rate of change at 
the output of the amplifier, and can be expressed as: 
SR = m a x m = ^ Eq(3.6) 
\ at y CL,tot 
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For the bandwidth limitation, the settling time is defined to be the time it takes for 
an amplifier to reach a specified percentage of its final value and can be expressed as 
[10]: 
texp = Sa,spec Eq(3.7) 
where time constant x is limited by the amplifier finite bandwidth and feedback 
factor, the relationship between the specific error Sd,spec and the settling time/ time 
constant ratio can be summarized in Table 3.1. 
£D,SPEC TS/X 
1 % 4 . 6 
0 . 1 % 6 . 9 
0 . 0 1 % 9 . 2 
10-6 1 3 . 8 
Table 3.1: Percentage error and corresponding tg/x ratio 
So the total settling time tsettiing is the sum of the abovementioned two times: 
^settling = + ^exp Eq(3.8) 
The Simuliiik model to realize the finite dc gain, finite bandwidth and finite slew 
rate is shown in Figure 3.5; it is actually used in a Matlab function block. 
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^ t J MAT LAB 
W _ Function 
IN Out1 
funct ion out 二 slew(Uj alfa』sr，GBWj Ts) 
% Models the op™amp slew rate for a discrete time integrator 
% in: input signal amplitude 
% a l f e f f e c t of f i n i t e gain (ideal op~amp al fa=l) 
% nit slew rate i n ¥/s 
% GBfs gairr"bai:idiidtli product of the integrator in Hz 
% sample time 
% ou:t» output signal amplitxide 
t au= 1 / (2*pi木GBW) ； % Time const ant of the irrt egrat or 
Tmax 二 Ts/2; 
slope=alfa*abs(u)/t au; 
i f slope > sr % Op-map i n slewing 
t s l = abs(u)+alfa/sr - tau; % Slewing time 
i f t s l >= Tmaii 
error = abs(u) - sr*Tmax; 
else 
tesp 二 TmaK - t s l ； 
error = abs(u)*Cl-alfa) + (alfa*abs(u) - s r * t s l ) * esp (-texp/tau); 
end 
else % Op™amp u luear region 
t exp 二 TmaK ； 
error = abs(u)*(1-alfa) + alfa*abs(u) + eKp(-t esp/1 au)； 
end 
out - u - sign(u)terror； 
Figure 3.5: The Simulink model of finite dc gain, B W and SR effects 
3.3 Capacitor ratio error 
The capacitor ratio is the ratio of the feedback or feedforward capacitor and the 
sampling capacitor in the integrator circuit. And the capacitor has errors when it is 
produced and also it is influenced by the parasitic capacitors, so it induces the 
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capacitor ratio error; in the Simulink, we use the mean value and standard deviation to 
estimate the real ratio as: 
ratio 二 mean + mean * std * randn(l) Eq(3.9) 
where randn is the normally distributed random number 
3.4 Thermal noise 
The normal integrator is shown in Figure 3.6(a) [11], where Oi is the sampling 
phase and O2 is the charging phase. During Oi , the circuit can be represented by 
Figure 3.6(b), the switches Si and S3 can be replaced by on resistance and noise 
voltages. Then two series switches are combined so that the on resistance is doubled, 
as in Figure 3.6(c). Then the thermal noise across Ci in O i can be expressed as [11]: 
R I - 4fcr(2Ron) _ kT ECIG 1 0 ) 
As we can see that the thermal noise induced by Ci is independent of Ron. 
During O2, switches S2 and S4 are conducting, as shown in Figure 3.6(d); and i f we 
model the operational amplifier as in Figure 3.6(e), and replace the amplifier symbol 
in Figure 3.6(d), then we can get the whole noise analysis model in Figure 3.6(f). The 
noise across Ci in O2 induced by switches and amplifier can be expressed as: 
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^n,cl,p2 — ^n,cl,sw + ^n,cl,op 
二 4kT*(2Ron) 丨 16kT/3gmi = 2kTRon+4kT/3gTni E c i G l l ) 
Since these noises are uncorrelated, then the noise across Ci is the sum of the 
previous noises, and can be expressed as: 
< c i = K c i , p i + K c i , p 2 Eq(3.12) 
For the noise across C2, the noise charge across C2 is equal to the noise charge 
across Ci by charge conservation. So the mean square value of noise across C2 is: 
< c 2 = § K c i Eq(3.13) 
So in the Simulink, we can model the thermal noise source using the blocks as in 
Figure 3.7, in this model, the gain is multiplied both to noise and input. 
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Figure 3.6: The switched capacitor thermal noise analysis in integrator. 
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(T) • f(u) 
kT/C noise 
IN r W Pr�-t2 OUT 
i = = i Product 
Random Zero-Order 
Number Hold 
Figure 3.7: The Simulink model for thermal noises 
3.5 Switch charge injection error 
There exist some errors when the switch suddenly turns of f or turns on, in which 
the main errors are induced by change injection. When the switch turns off, the total 
charge in the inversion layer Q exits through the source and the drain terminals, this is 
called charge injection. 
As in Figure 3.8, the charge injected to the left side of transistor is absorbed by the 
input source and creates no error, but the charge injected to the right side of the 
transistor is deposited on CR, introducing an error in the voltage stored on the 
capacitor. 
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Figure 3.8: Effect of charge injection when the switch turns off 
Then we can analyze the charge injection offset error by Figure 3.9(a), assume the 
standard equation is: 
Al^ 二 碼 “ l ^ o s Eq(3.14) 
When the clock at VQ is slow clock as in Figure 3.9(b), the voltage difference 
induced by charge injection can be expressed by: 
AV = - (Vin + l^t/J] Eq(3.15) 
Comparing to Eq(3.14), we can get: 
^ = _£££ Eq(3.16) 
Ch + (^ov CH 
yos = - ⑴ 三 一 ⑵ Eq(3.17) 
When the clock at VQ is fast clock as in Figure 3.9(c), the voltage difference 
induced by charge injection can be expressed by: 
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^v = 。 ( y , 一 V^) - ''''^oAVH-Vin-VtH) Eq(3.18) 
Ch + Cqv 2CH 
Comparing to Eq(3.14), we can get: 
f = Eq(3.19) 
2Ch 
VH K VH 
% 、 ， ' — rX-Vi-^Vth Vi+Vth 
\ cov ^ — r " \ ^ 
^ Vo Vl ——r-l--^ Vl 
^ O M • f 1 
VO 1 1 • 丨 
^ ^ H 丨丨 丄 丨 I 么 V 
VI K - - ^ - - - ^ ^ - 丄 - 一 
I ~ ^ T 
一 _ 丨 丨 八 I F 
I I I I 
一 L_1 ^ T ‘ • F 
F TOFF TOFF 
(A) (B) (C) 
Figure 3.9: The analysis model of switched capacitor circuit 
In order to reduce the injection current and the nonlinearity, we incorporate both 
PMOS and NMOS devices such that the opposite charge packets injected by the two 
cancel each other. As Figure 3.10, for Aqi to cancel A釣，we must have 
- A q i = A(72 Eq(3.21) 
-WnLnCoAVn 一 l^ m 一 iVthnl) 二 - E q ( 3 . 2 2 ) 
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Figure 3.10: CMOS switch to reduce signal dependent offset 
I f we want the resistance of CMOS to be independent of input voltage, we should 
set: 
WnL^ = W^Lp Eq(3.23) 
Figure 3.11 plots the behavior of Ron,eq in the general case, revealing much less 
signal dependent variation than that corresponding to each switch alone. So CMOS is 
also more suitable to be used in the circuit with large signal swing. 
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A 
Ron，p 丨 / Ron，n 
• 
Figure 3.11: On-resistance of the complementary switch 
In the Simulink model, we can just add some offsets at specific points to represent 
the charge injection effect. 
3.6 Conclusion 
In this section, we have introduced some non-ideal effects and their Simulink 
modeling method, such as clock jitter, finite amplifier dc gain, and finite amplifier 
bandwidth and slew rate, thermal noise, coefficient mismatch and switch charge 
injection error. Through the previous analysis, we can make sure that our Simulink 
models can successfully model many types of DSM. 
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Chapter 4 A Chopper-Stabilized High-Pass 
Delta-Sigma Modulator in 1.8V O.lS i^m CMOS 
In this section, a chopper-stabilized high-pass DSM wi l l be introduced step by step, 
which includes the structure selection，system modeling and parameter selection, 
circuit implementation, layout implementation, and measurement results. 
4.1 Structure selection 
Firstly, the initial target of this DSM is to achieve 12 bits resolution with the signal 
bandwidth IkHz, through the final result of Eq(2.7): 
DR = 6.02N + 1.76 + lOlog ( ^ ) + (2L + l)10log(iOSR) Eq(4.1) 
And for 12 bit resolution DSM, its corresponding dynamic range is 
12*6.02+1.76二74dB. We select the loop order L=2, the quantizer bit N=1 and the 
oversampling ratio OSR=128, thus it can achieve dynamic range of 94dB. The 
additional 20dB is the margin to make sure the goal can be achieved. 
So firstly we construct a second order single bit DSM block diagram as in Figure 
4.1, and the transfer function is: 
y = z 一 + (1 — z _ i ) 2 £ " Eq(4.2) 
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* i • • J 队 一 • J h 
L - 1 2| ,S 
* k 
Figure 4.1: The block diagram of selected DSM 
For the input signal bandwidth is in the frequency band of flicker noise, we should 
use chopper-stabilized technique to separate them to a different frequency band; at the 
same time, in a chopper-stabilized DSM, the chopping frequency, fch, is often set at 
fs/4 or fs/2, where fs is the sampling frequency of the DSM. When fch = fs/4, the 
modulator must be of a band-pass one with noise notches at fs/4. When fch = fs/2, it 
must be of a high-pass one with noise notches at f j l . Furthermore, a second order 
band-pass modulator only gives a first order noise shaping. In contrast, a second order 
high-pass modulator in the latter case gives a second order noise shaping. Thus the 
high-pass option is more efficient in terms of chip area and power consumption [12 . 
There is a former case called resonator-based high-pass structure [12]. The notch 
frequency, and thus the signal to noise ratio (SNR), of the resonator-based modulators 
are very sensitive to capacitor mismatches, only small mismatch of the capacitors may 
induce the SNR to an unacceptable value. 
Comparing to the resonator-based high-pass structure, the mirrored integrator 
high-pass structure that is introduced in section 2.4, is more immune to the mismatch. 
So in this project, the mirrored integrator high-pass structure is used. 
The design here starts from the second-order low-pass DSM prototype shown in 
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Figure 4.1. It has a half-sample delay in each integrator. Four pairs of choppers are 
then inserted in the front and rear ends of each non-delayed integrator, as shown in 
Figure 4.2(a). This insertion does not affect the STF or NTF of the modulator as two 
adjacent choppers null the effect of each other. Figure 4.2(b) shows the equivalent 
model by moving choppers A and B backward and C forward in the signal flow 
direction. Further equivalence is obtained in Figure 4.2(c) with the choppers D and E 
in Figure 4.2(b) moved backward and F forward [8] [9]. The relationships between 
chopper clocks and the main clock Oi and O2 are shown in Figure 4.3. It is noticed 
that c[n] = - c [ n - l ] and c[n-l /2] = -c[n-3/2:. 
c[n] c[n] c[n] c[n] c[n] c[n] c[n] c[n] 




C[N] C[N] C[N] C[N] C[N] C[N] C[N] C[N-1/2] 
D T - E J - T 
RA C[N-1/2] 
L - ^ 
(B) ^ 
C[N-3/2] 1 C[N] C[N]丨 C[N] C[N-3/2] | C[N] C[N]丨 C〖N-1/2J 
I I I ‘ 一 ！ I 个 




Figure 4.2: The transformation from normal structure to high-pass structure 
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Figure 4.3: The clock relationship of the DSM 
The overall system of Figure 4.2(c) is a low-pass modulator from input X to output 
Y. However, the modulator itself, i.e., the circuit after the first chopper following input 
X, is of a high-pass type and the modulator is therefore referred to as a high-pass 
modulator. The mirrored integrator of Figure 2.15 can be used to implement the two 
boxed blocks in Figure 4.2(c). 
Furthermore, the two boxed parts have identical structure and there is a half clock 
delay between them, meaning that their change transfer phases are interleaved. 
Therefore, these two blocks can share a single amplifier in the circuit implementation. 
4.2 System modeling and parameter selection 
Firstly, in the Simuliiik, we should construct the block diagram as in Figure 4.2(c). 
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In order to reduce the signal swings at integrators' outputs for improved linearity 
performance of the modulator, we should scale the coefficient of DSM. Figure 4.4 
shows the output swing of each integrator with -3dB input signal, the total time of 
x-axis is nfft*Ts, where Ts is the sampling period and nfft is the number of points 
selected. Because for folded-cascode amplifier, the output swing is 
V D D - 2 V D S , S A T N - 2 V D S , S A T P ~ 1 . 8 - 0 . 4 - 0 . 4 = 1 V . So the scaling factors are chosen such that 
the integrators' outputs have a swing less than 0.8V (give 0.2V margin). Based on 
system-level simulations, the capacitor ratio is set to be 1/8, 1/2. 
1ST STAGE OUTPUT SWING (PEAK-TO-PEAK) 0 . 7 4 9 6 5 
0.4R ！ N ^ ^ R ; — N : — 1 
^ 0.2 -
E -
县 - 0 2 -
〇 ” ‘ 、 V " , ‘ “ 丨 > 〜 ’ . ？ 丨 ‘ ' 丨 ！ 許 ， 、 丨 ） 
N AT ： ' ' ' ： I ！ I … ‘ _ ‘ LJ I 1 
0 0 . 1 0 . 2 0 . 3 0 . 4 0 . 5 0 . 6 
T I M E [S] 
2ND STAGE OUTPUT SWING (PEAK-TO-PEAK) 0 . 6 1 5 0 7 
0 . 4 | 1 ！ ！ ！ ！ 
I 〜 、 ” ’ … ： 、 / ? “ / 、 -
T ' I I S M F ; : 劣 … : ‘ / / 广 > 
i 0 〜 ， ， …—一 
‘ … -
0 ； 
n A\ i i i i i 
- u . 、 0.1 0.2 0.3 0.4 0.5 0,6 
Time [s] 
Figure 4.4: The output waveform of each stage of DSM 
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So finally after output scaling of each stage, the block diagram of the whole circuit 
is shown in Figure 4.5. 
, I j 
c[n-3/2] I c[n] c[n] I c[nl c{n-3/2] | c[n] c[nj 丨 c[n-1/2I 
.•1/2】 （^c…】 
(^ )^ c【n-1] 
X 
Figure 4.5: The block diagram of the modulator with output scaling. 
Then the system-level model can be built from the block diagram shown in Figure 
4.5, and with the consideration of several non-ideal effects in Chapter 3, the whole 
model is shown in Figure 4.6. In this block diagram system, we not only added the 
jitter noise, thermal noise, amplifier finite dc gain, amplifier finite bandwidth, 
amplifier finite slew rate, coefficient mismatch, but also added the offset on specific 
place and the feedback noise. The zero-order hold blocks are used to specify half 
sampling period, because we constructed some half delay blocks in Figure 4.6. The 
choppers here are realized by multiplying the original signal to the positive and 
negative references. 
Finally the output spectra spectrum is shown in Figure 4.7. The SNR is now 
86.1dB, which is 8dB less than the calculated value, and this is acceptable because we 
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Figure 4.7: The simulation output spectra of Simulink model. 
4.3 Circuit implementation 
4.3.1 Operational amplifier 
In this project a simple single-stage folded-cascoded operational amplifier has 
been used to achieve high open-loop gain, and as shown in Figure 4.8. The open-loop 
gain of the amplifier can be calculated as: 
ADC 二 Eq(4.3) 
And the unity bandwidth frequency is 
fb = Qmi/l 冗 Cl Eq(4.4) 
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The input referred noise of this amplifier is: 
冗 = + Eq(4.5) 
J J U, 
MJ| ^ \\MJO H|iV/,, Mj,J\-
•>1 F ,幻 J U V,O 
J R MJ——^——MS M】S •^朋 
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⑴ 汽 T^ I 1 
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M, ‘ M, 
i H ^ 
Figure 4.8: The folded-cascode operational amplifier. 
The ac response of this amplifier with a 3-pF loading is shown in Figure 4.9, the 
amplifier has a DC gain of 63dB, a unity-gain frequency of 7.1MHz and a phase 
margin of 67°. 
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Figure 4.9: The AC response of the amplifier. 
4.3.2 Quantizer 
Quantizer is one of the most important parts in the analog-to-digital conversion, it 
can convert the continuous input into several non-overlapping ranges, a discrete and 
specific value assigns to each sub-ranges. The number of the sub-ranges depends on 
the resolution of the quantizer. For example, an N-bit quantizer has levels and 
intervals. The discrete output then is converted into digital code. 
There are two main kinds of quantizers: mid-rise and mid-tread, which are shown 
on Figure 4.10. The x-axis and the y-axis are the input and the output respectively. The 
unit of them is one least significant bit. In order to cancel the offset voltage, the 
transfer function should be symmetric. I f the quantizer is mid-rise quantizer, the 
number of levels should be even. And i f the quantizer is mid-tread quantizer, then the 
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number of level should be odd. 
Y I Y 
A-- / F 
- H I I \ / \ I I ^ — I I I — I I ^ 
XMIN " T ^ R ' ‘ A X XMIN " / L ^MAX 
/ 1 ^ ： 
； / . 』 J / 」 ： ： 
(A) (B ) 
Figure 4.10: (a) Mid-rise and (b) mid-tread quantizer. 
In this project, 1 bit quantizer is used, which means that the output has only two 
levels, VREF+ and VREF-； 1 bit quantizer has the advantage of good linearity, and its 
circuit representation is only a comparator. 
For the normal comparator, it often has two main problems which influence the 
performance of the circuit, one is called offset error, and the other is called 
propagation delay. As shown in Figure 4.11, the offset error of the comparator wi l l 
influence the threshold voltage which in turn changes the duty cycle of the output 
waveform. The propagation delay is the time difference between the mean value of 
input excitation and the mean value of the output response, as shown in Figure 4.12. 
45 
Chapter 4 A Chopper-Stabilized High-Pass Delta-Sigma Modulator in 1.8 V 0.18|j-m CMOS 
Amplitude(V) 
k 
o _ V 、 ： 广 
V - 她 e t f ……~ ； j ——— \ … … — — — — 
^ 务 \ / 
_ ； K z ; 










/ m ~ i (ViH+V丨 L)/2 
t 
W, / _ i 
Figure 4.12: The comparator propagation delay. 
In this project, a conventional dynamic latched comparator is used in the modulator 
for low power consumption. The schematic is shown in Figure 4.13. The internal 
nodes are reset to ground in non-active periods to eliminate any memory effect. 
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Figure 4.13: The comparator circuit diagram. 
43.3 Frequency divider 
A master-slave frequency divider circuits (divided by two) are used to generate the 
chopper clocks from the main clocks Oi and O2, as shown in Figure 4.14. 
D-Flip Flop D-Fiip Flop 
— D D . 
Q 」 Q 
C L K C L K 
fin/2 
L > — 6 
Figure 4.14: The frequency divider circuit diagram. 
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4.3.4 Overall circuit 
Figure 4.15 shows the switched-capacitor implementation of the proposed 
modulator (Figure 4.5). The values of the capacitors are: Ci = 0.5pF, Ci = 2pF, C3 = 
0.5pF, Chi = 4pF, and Ch2 = 4pF. These capacitance values are chosen such that a 
thermal noise limited SNR (including the amplifier's thermal noise) of 94dB is 
resulted (using the thermal noise estimation method presented in [11]). This 94dB 
value is the SNR of an ideal 2nd order 1-bit modulator with an oversampling ratio of 
128. It is noticed that these capacitance values are chosen conservatively because our 
targeted performance is only 12bit (74dB SNR) and the main purpose of this work is 
to verify the proposed offset reduction technique. Smaller capacitance values can be 
used for more aggressive power optimization. 
The boxed blocks in Figure 4.5 share the same amplifier and choppers. In Figure 
4.15, the chopper in front of the amplifier is the most critical one in terms of 
generating the charge injection error. The charge injection error from the chopper that 
follows Vin is also important, but it can be carefully minimized by using the 
bottom-plate sampling technique. Other choppers are either enclosed inside the 
modulator loop or in the digital domain and their charge injection errors are of much 
less importance. 
The master chopper clock c[n] can be aligned either to Oi or O2. The choice here 
has a significant impact on the residual offset. Since the charge injection occurs only 
when the switch changes its status, we let the chopper switches switch when Oi goes 
h i g h and O2 goes LOW, as shown in Figure 4.3. So error charge flows through the 
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switch controlled by OIE (①IE being the same as Oi except having a slightly earlier fall 
time compared to the latter) to Ch2, which belongs to the second stage. In addition,①2e 
(O2E being the same as O2 except having a slightly earlier fall time compared to the 
latter) is made to go LOW slightly earlier than the chopper's switching moment in 
order to ensure no error charge flows to the first stage capacitor Chi [13], we have 
given enough margin to achieve good charge reducing effects. Now, the error charge 
due to mismatches of the chopper switches flows to the second stage instead of the 
first stage. Since any error in the second stage of the DSM is suppressed by the gain 
preceding it, the charge injection error is significantly reduced, actually by a factor 
equal to the open-loop gain of the first stage amplifier (the shared amplifier). 
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Figure 4.15: The whole modulator circuit diagram. 
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4.4 Layout implementation 
4.4.1 Layout symmetric technique 
a. Inter-Digit 
For large transistors, symmetry becomes more difficult to establish. The two 
transistors of the input pair have a large width so as to achieve a small input offset 
voltage, but gradients along the x-axis give rise to appreciable mismatches. Such 
gradient-induced mismatches can be minimized by reducing the distance between the 
centroid of the matched devices. The conimon-centroid layouts can totally cancel the 
effects of long-range variations by dividing the transistors into fingers or segments to 
allow the construction of a compact array. The simplest types of arrays involve the 
placement of multiple device fingers in parallel I f these fingers are properly inter-digit, 
then the centroid of the matched devices wi l l align at a point midway along the axis of 
symmetry bisecting the array. Figure 4.16 shows an example of a pair of matched 
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Chapter 4 A Chopper-Stabilized High-Pass Delta-Sigma Modulator in 1.8 V 0.18|j-m CMOS 
were put on the lower half, the input differential pair has best matching in layout 
because it uses two-dimensional common centroid technique. 
. , , 、 ！ ； ‘ 1 ‘ . . 
‘ J ‘- I / * 
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Figure 4.19: Layout of operational amplifier. 
The layout of comparator is shown in Figure 4.20, the matching of the comparator 
is not very important because our DSM is only one bit. So the input pair uses simple 
inter-digit technique but not two-dimensional common centroid technique. 
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Figure 4.20: Layout of comparator. 
For there are lots of clocks in this project, and some clocks require relative large 
clock delay, so the clock system occupies large area and has lots of output clocks, as 
shown in Figure 4.21. 
^ ^ m i ^ ^ . . . . . i i I ! : — i i J J i j L ^ 
I F r 3 . 、 • ‘ 
Figure 4.21: Layout of clock system. 
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4.4.3 Floor planning and top level inter-connection 
Once the dimensions of the die and the areas of all the cells have been determined, 
a floor plan should be constructed. A good floor plan includes an outline of the dies, 
and the sizes and locations of all major cells. The initial floor plan often requires 
revision as the layout processes. The floor planning of this DSM is shown in Figure 
4.22. As we can see that the clock system is the noisiest part, and the digital logics and 
switches also induce noises; so the amplifier is located away from these noise sources, 
and the capacitor is located to separate the noisy part and amplifier. For the comparator, 
the accuracy requirement is not high in this project, so we can put it around switches. 
The final layout process is the top-level inter-connection. It should be verified that 
the each analog signal has been properly routed. In this layout design, the channel 
routing technique uses multi-metal layers to produce a compact wiring arrangements, 
as shown in Figure 4.23. This chopper-stabilized high-pass DSM was fabricated in a 
0.18|im 1-poly 6-metal CMOS process. The core size is only 380|im*420|im. The 
whole chip is 720|im*750|im with the 13 pads included. The clock generation circuit 
occupies a substantial portion of the chip due to the use of NMOS capacitors to 
generate some required delays. 
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Amplifier 
Capacitor 
Digital logics Comparator Switches 
Clock system 
Figure 4.22: Floor planning of the layout. 
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Figure 4.23: The whole delta-sigma modulator layout. 
4.5 Measurement results 
Figure 4.24 shows the measured signal to noise ratio and signal to noise plus 
distortion ratio for a 189-Hz sinusoidal input with an amplitude varying from 
-45dBVFs to OdBVps, where Vps = 3.6Vpp’diff. The lower boundary of the input 
amplitude is limited by the signal generator used in the measurement. The maxiinimi 
SNR achieved is 79.2dB over IkHz signal bandwidth, recorded when the input 
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amplitude is -SdBVps. The maximum SNDR achieved is 76.3dB over the signal 
bandwidth, recorded when the input amplitude is -4.5dBVFs. Based on the peak SNDR, 
the effective-number of resolution of this modulator is 12.4 bits, meeting our target. 
The projected dynamic range (DR) is 82dB. The harmonics starts to influence the 
SNDR when the input is large than -ISdSVps-
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Figure 4.24: SNR and SNDR versus input amplitude for a 189-Hz sinusoidal. 
Figure 4.25 and Figure 4.26 show two measured output spectra of the DSM for a 
2.27Vpp,diff(or -4dBVFs with VFS =3.6Vpp,diff) input at 189Hz and 822Hz. We used 
data points in the FFT calculation with a Harming window, resulting in a frequency 
resolution of 1.95Hz. Notice that the amplitude loss due to Haiming windowing has 
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been compensated in the FFT calculation. Some harmonics are observed in the 
spectrum for the 189Hz input; the 3rd harmonic is the largest, which is -83dB to the 
signal. For the 822Hz-input case, the harmonics are out of the signal band, resulting in 
a better SNDR but almost the same SNR compared to those of the 189-Hz case (the 
difference between the SNRs is less than 0.3dB). From Figure 4.25, the offset value 
(the first frequency point in the FFT) is -73 dB to the full scale of 1.8V (peak 
amplitude, not the peak-to-peak amplitude), which corresponds to an absolute value of 
403 jiV. There is no visible 1//noise in the output spectrum for frequency down to 4Hz. 
A total of 8 packaged chips available to us were measured and they have very close 
SNR and SNDR performance. Their offset voltages average 570|iV with a standard 
deviation of 130|iV. The chip draws 80|iA from a 1.8V supply. 
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Figure 4.25: Measured output spectrum for a 2.27Vpp,diffinput at 189Hz. 
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Figure 4.26: Measured output spectrum for a 2.27Vpp,diff input at 822Hz. 
The measured results are summarized in Table 4.1, in the last column. The 
Figure-of-Merit (FoM) in the table is defined as [14]: 
FoM = Eq(4.6) 
where ENOB is effective number of bits and is defined in Eq(2.15), P is the power 
consumption in Watts and fn is the Nyquist frequency in Hz. The FoM of this 
high-pass DSM is 14pJ/conversion-step. Table 4.1 also compares this work with 
earlier works. Since there is only one high-pass DSM (resonator based architecture) 
reported with measurement results (instead of only simulation results) [15], some 
low-pass DSMs with relatively small low-frequency noise or small offset are included 
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for reference. The FoM of this design is one order of magnitude smaller (the better) 
than that of the other high-pass DSM [15]. Furthermore, the offset achieved in this 
design is the best compared to reported high-pass or chopper-stabilized low-pass 
DSMs. 
[5] [16] [14] [15] [ 1 7 ] _ _ ™ S W O R K 
D S M TYPE L P LP LP HP L P H P 
PROCESS ( ^ M C M O S ) 0.35 0.18 0.5 0.35 0.35 0.18 
SUPPLY VOLTAGE ( V ) 3 0.7 1.2 3.3 3.3 1.8 
BANDWIDTH (紐Z ) 4 8 0.025 156 10/20 1 
SAMPLING FREQ. ( M Z ) 1024 1024 3.2 10000 5120 256 
PEAK S N D R (DB) 87 67 62.6 53 —/85.7 76 
PEAK SNR (DB) 92 70 66.5 59 90.7/87.3 79 
DR(DB) 92 75 67.4 59 113.8/110 82 
POWER (NW) 950 80 0.14 42000 14700 144 
FOM (PJ/COIIV.) 6.8 2.8 2.5 371 --/24 14 
INPUT NORMALIZED OFFSET* ( M V ) 3 22 12 1.3 1.8 0.403 
CORE AREA(MM-) - 0.082 0.6 0.9 5.7 0.159 
* Offsets are estimated from the measured output spectrum. 
Table 4.1: The comparison between this work and previous works 
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Chapter 5 A Low-Power Chopper-Stabilized 
Delta-Sigma Modulator in 1.2V O.lS i^m CMOS 
In this section, a low-power chopper-stabilized DSM wi l l be introduced step by 
step, which includes the structure selection, system modeling and parameter selection, 
circuit implementation, and simulation results. 
5.1 Structure selection 
In this project, the DSM is constructed to deal with the instrumentation amplifier's 
( INA) outputs, where the input signal of the instrumentation amplifier is 
Electrocardiogram (ECG) signal. The main objectives are low power consumption, 
low flicker noise, low offset; the target resolution is 8-9 bits with the signal bandwidth 
256Hz[18]. 
And for 8 bit resolution DSM, its corresponding dynamic range is 
12*6.02+1.76二50dB. We select the loop order L=2, the quantizer bit N - 1 and the 
oversampling ratio OSR==32, thus it can achieve dynamic range of 64dB. The 
additional 14dB is the margin to make sure the goal can be achieved. 
The power supply in this project is 1.2V, so for a simple amplifier without cascade 
structure, the single-end output swing is 1.2-2VDs,sat~l .2-2*0.2=0.8V, and the swing is 
set around 0.7V i f we give some safety margins. So it needs large capacitor ratios 
(around 1:10) to achieve such low output swing, but large capacitor ratio may induce 
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large capacitor mismatch, large die area, and long settling time problems. Thus we use 
feed-forward technique to suppress the amplifier output wi th small capacitor ratio. 
So we construct a second order single bit feed-forward D S M block diagram as 
shown in Figure 5.1, the transfer function can be expressed as: 
Y = X+(il-z-^yE Eq(5.1) 
: r — — — 
« • • i 
f s 
Figure 5.1: The block diagram of D S M 
For this modulator is part of the ECG interception and conversion system, and the 
amplitude of ECG signal is in the order of micro-volt, so it needs to be amplified by 
several thousand times, before it is converted by the modulator. The instrumentation 
amplifier can amplify the signal, but i f the gain of the amplifier is too high to achieve, 
it w i l l consume large quantity of power. So in this project, we use the gain of DSM to 
relax some of the amplification specification of INA, as shown in Figure 5.2. Total 
system gain = gain—INA x gain—DSM. 
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Figure 5.2: The block diagram of DSM with input gain. 
As the design processes in project, we start from the basic feed-forward 
structure in Figure 5.2, and two pairs of choppers are inserted in the front and rear 
ends of the first stage non-delayed integrator and the other pair of choppers are 
inserted in the feed-forward path, as shown in Figure 5.3(a). In this circuit we only add 
the chopper to the first stage of modulator, because the low frequency noises in the 
second stage modulator is relatively small, and also the fewer chopper pairs used, 
better stability and smaller area the modulator can be realized. 
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(b) 
Figure 5.3: The block diagram of DSM with choppers inserted. 
The insertion of choppers does not affect the STF or NTF of the modulator as two 
adjacent choppers null the effect of each other. Figure 5.3(b) shows the equivalent 
model by moving choppers backward through the signal f low direction. The 
relationships between chopper clocks and the main clocks Oi and O2 are shown in 
Figure 5.4. It is noticed that c[n] = - c [n - l ] and c[n-l/2] = —c[n-3/2:. 
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Figure 5.4: The clock relationship of the feedforward DSM 
5.2 System modeling and parameter selection 
In this section, we should define the value of capacitor ratio and the gain of the 
DSM. Firstly we should construct the block diagram as in Figure 5.3(b). In order to 
reduce the signal swings at integrators' outputs for improved linearity performance of 
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the modulator, we should scale the coefficient of DSM. Figure 5.5 shows the output 
swing of each integrator with -3dB input signal, the total time of x-axis is nfft*Ts, 
where Ts is the sampling period and nfft is the number of points selected. Because for 
simple current mirror amplifier, the output swing is VDD -VDS,SATN -VDS,SATP~1.2-0.2-0.2 
=0.8 V. So the scaling factors are chosen such that the integrators' outputs have a 
swing less than 0.7V (give O.IV margin). Based on system-level simulations, the 
capacitor ratio is set as in Figure 5.6(a). 
first stage output swing (peak-to-peak) 0.67776 
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Figure 5.5: The output swing of the feedforward DSM 
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For the total system gain=gain_INA * gain—DSM, and in the normal condition, the 
ECG signal should be amplified around 4000 times before it goes into the modulator, 
so the product of gain—INA and gain一DSM should at least be 4000. For a DSM, i f we 
want the input gain doesn't influence the whole circuit, we should not reduce the 
smallest capacitor value of the original modulator (thermal noise consideration), and 
should not enlarge the largest capacitor value of the original modulator (mismatch and 
area consideration). So in this project, we set the DSM gain to be 6，so that the INA 
only needs to realize the gain of around 700. Finally the scaled block diagram of the 
modulator is shown in Figure 5.6(b). 
c[n+1/2] 
^ ^ — 
C[N+1/2]監.二 [C[N] C[NT|C[N] ^ _ 
C[N+1/2] FS 
^ ^ (A) 
c[n+1/2] 
為 r ^ 
l i p 
c[n+1/2] 5i?lc[n] 
c[n+1/2] fs 
Figure 5.6: The scaled block diagram of the feedforward DSM 
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With the consideration of several non-ideal effects in Chapter 3, finally the output 
spectra spectrum is simulated as in Figure 5.7. The SNR is now 56.8dB, which is 
7.3dB less than the calculated value, and this is acceptable because we introduced 
some small non-ideal effects when we do the simulation. And this SNR has enough 
margins to realize the 8 bits resolution, which is only 50dB. 
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Figure 5.7: The simulation output spectra of Simulink model 
5.3 Ci rcu i t implementat ion 
5.3.1 Operational amplifier 
In this project, a simple current mirror operational amplifier has been constructed 
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as in Figure 5.8. This amplifier has the advantages of large output swing and large 
unity-gain bandwidth, and it is suitable to be used i f the requirements of open loop 
gain are not very high. The open-loop gain can be calculated as: 
^Dc = ^ * 9mi(ros//ro7) Eq(5.2) 
Although the ADC seems to increased by K times, we notice that the output resistances 
of ro5 and r。？ are decreased by K times because the current is K times larger; so the 
current ratio K wi l l not change the open loop gain ADC. 
And the unity bandwidth frequency is 
f b = K * gmJ2nCL Eq(5.3) 
where K is the ratio of the current mirror. 
Kk丨 
[ M ^ l i——\\My 
V- ^ J U, V. H h 
_, 丄 ^ out- ^ out+ o o 
M J I I M T I I i IFM^ I — j l M j 
'-•i '->1 
• 
Figure 5.8: The current mirror amplifier. 
And a switched capacitor common mode feedback circuit is used as in Figure 5.9. 
The capacitor Q is 1 OOfF and the capacitor Cf is 400fF. Ci and C： arc two 
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non-overlapping clocks and have the same frequency as the sampling clock. 
CJ VO_ CJ C, V -
O Z • Z • 〇 O • ^ • \ O 
CS CF CF CS 
V 
KEF C , C I F C】 C , 
〇 Z 1 Z I I I ^ I \ O 
Figure 5.9: The switched capacitor common mode feedback. 
The ac responses of two amplifiers in two stages, with a 500-fF loading are shown 
in Figure 5.10 and the summary of two amplifiers' specifications are shown in Table 
5.1. 
AC Response 
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Figure 5.10: The AC response of the amplifier. 
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ist stage amplifier stage amplifier 
OPEN LOOP GAIN ( D B ) 58 .7 57 .6 
UNITY GAIN BANDWIDTH ( K H Z ) 134 106 
PHASE MARGIN (DEGREE) 69 .1 71 .5 
LOADING (FF) 5 0 0 5 0 0 
Total current (iiA) 249 188 
Table 5.1: The summary of two amplifiers' specifications 
5.3.2 Quantizer 
The quantizer used in this modulator is the same as the one in Section 4.3.2. 
5.3.3 Large delay generation 
In this feed-forward delta sigma structure, after the second stage, it needs to sum 
the feed-forward signal and second stage output; the settling time required for this 
process is about 5|^ is, (CV-I t , C is several hundreds fF, maximum V is 1.2V, I is about 
lOOnA), then we can give some margin times and compare the final sum with 7.6f.is 
delay, which is 1/8 of the sampling period. The relationship between the delay clock 
and the sampling clock is shown in Figure 5.11. 
73 
Chapter 5 A Low-Power Chopper-Stabilized Delta-Sigma Modulator in 1.2V 0.1 S^m CMOS 
Sampling dock . 
fs (A》 1 I : ' 1 I I I r ~ 
I 丨 _ I • _ ！ _ J L _ ! ^會 
I 1 I I I I 
1 I I I I I I...J„, 
SAMPLING CLOEK | ! | ! 
2 % _ 丨 R . . . . . . . . I I : : . . I " . . . . . . … I I 一 
； — I — I — I — ： — I — 1 
1 1 I I 
1 I — I I...： - I . 
Sampling clock 1 t j I [ [ [ ] 
4% (C) ” ~ ~ ” “ 
t 
i—…..n「,,,m.. W — * — « i — « — — 
i 
Desired clock • i | ! i | t I I 
with large delay 
. t 
„tHmmmmmmmmm ^rnrnirmmmmmmmmmmmmmmmmmmmmmmmmmmm mmmfH^ii^ 
Figure 5.11: The delay clock waveform. 
The circuit to generate the large delay clock is shown in Figure 5.12. As we can 
see that the circuit uses some frequency divider and digital logic circuits to realize the 
function, the representation of the delay clock (D) with parameter clock A, B, C shown 
in Figure 5.11 is: 
D = AB + ABC + ABC Eq(5.4) 
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I R E > L 
> L . FDE丨AY 
4 % . 、 > 一 一 
( C ) : Q - H ( B ) | Q — 
Figure 5.12: The delay clock generation circuit. 
5.3.4 Overall circuit 
Figure 5.13 shows the switched-capacitor implementation of the proposed 
feed-forward DSM (Figure 5.6). The values of the capacitors are: Ci = 600fF, Cj 二 
lOOff, C3 = lOOff, C4 = 200fF, C5 = 600ff, €5 = 300fF, Cfi = 600fF，and Cg = 300fF. 
So in this modulator, we control the minimum capacitor to be lOOfF for the thermal 
noise consideration, the thermal noise limited SNR (including the amplifier's thermal 
noise) is designed to meet 64dB requirement, this 64dB value is the SNR of an ideal 
2nd order 1-bit modulator with an oversampling ratio of 32. We also control the 
maximum capacitor ratio to within 6, for the matching and area consideration. 
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Figure 5.13: The feedforward DSM circuit 
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5.4 Simulation results 
Figure 5.14 shows the simulation output spectrum of the feed-forward DSM for a 
1.3 Vpp,diff (or -5.4dBVFs with Vps =2.4Vpp,diff) input at 62Hz. We used data points 
in the FFT calculation wi th a Harming window, resulting in a frequency resolution of 
2Hz. From Figure 5.14, we can observe that there exists third harmonic around -70dB; 
this third harmonic can be accepted because our desired SNR is only 50-56dB. This 
modulator draws 682nA from a 1.2V supply. 
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Figure 5.14: The simulation output spectrum of the proposed DSM 
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The measured results are summarized in Table 5.2, in the last column. The 
Figure-of-Merit (FoM) in the table is defined as [14]: 
FoM = Eq(5.5) 
where ENOB is effective number of bits and is defined in Eq(2.15), P is the power 
consumption in Watts and fn is the Nyquist frequency in Hz. The FoM of this 
feed-forward DSM is 2.7pJ/conversion-step. Table 5.2 also compares this work with 
earlier works and my first DSM results. 
[15] [18] [19] istDSM This work 
D S M TYPE H P L P L P H P H P 
PROCESS ( | I M C M O S ) 0 .35 0.8 0.5 0 .18 0 .18 
SUPPLY VOLTAGE ( V ) 3.3 1.8 1.2 1.8 1.2 
BANDWIDTH ( M Z ) 156 2 5 6 0 .025 1 0.256 
SAMPLING FREQ. {KHZ} 10000 8 .192 3 .2 2 5 6 16.384 
S N D R ( D B ) 53 50 62 .6 76 55 .2 
S N R ( D B ) 59 - - 66 .5 79 55 .7 
POWER ( I I W ) 4 2 0 0 0 1.8 0 . 1 4 144 0 . 8 1 8 
F O M (PJ/CONV.) 371 13.5 2 14 2.8 
Table 5.2: The comparison between this work and previous works 
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Chapter 6 Decimation Filter Design 
6.1. The whole view of decimation filter 
Normally, decimation filters are implemented as two stages. The first stage is a 
finite impulse response (FIR filter), which removes much of the quantization noise 
such that its output can be down-sampled to 4 times the Nyquist frequency (8 times of 
bandwidth). Then the second stage defines the baseband and produces the final 
converter resolution. The process is shown in Figure 6.1. 
Lth-order f ^ sinc^^^ FIR Halfband FIR Halfband FIR Sine Compensation 
Delta Sigma — • piiter Tsinc(z) Filter Hi(z) • " ” ^ Filter … ⑵ ^ FIR Filter H3(z) 
Modulator 
Figure 6.1: The architecture of decimation filter 
There are totally 4 filters, one Sine FIR filter, two half-band FIR filters and one 
compensation filter. In this project, we neglect the last filter -- compensation filter; and 
only consider the Sine FIR filter and half-band FIR filter, because the function of the 
compensation filter is compensating the effect of sample-aiid-hold and giving better 
SNR performance, but it wi l l not influence the main frame of the system response. 
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6.2. The decimation filter in Simulink 
6.2.1 Sine filter design 
The cascaded integrator-comb (CIC) filter architecture is based on a type of FIR 
filter techniques for multi-rate applications [20], it can achieve sampling rate decrease 
(decimation) and sampling rate increase (interpolation) without using multipliers. 
Sinc^+i FIR filter can be represented by a cascade of L+1 filters, Tsinc(z), where L is 
the loop order of the modulator: 
Tsinc(z) = [ ^ ( 1 + z - 1 + z-2 + … + i ) ) j Eq(6.1) 
In the previous equation, M is the integer ratio and is defined as: 
M = fs/Sfo Eq(6.2) 
where fg is the sampling frequency and f。is the bandwidth frequency. 
And Eq(6.1) can be transformed to the recursive form as: 
Eq(6.3) 
From Eq(6.3), we can see that this CIC decimation filter consists of two main 
sections; first section is the integrator section, with the cascade of L integrators with 
the transfer function: 
H ! ⑴ = ( ^ ) Eq(6.4) 
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The second section is the comb section, with the cascade of L combs with the 
transfer function: 
Hc(z) = Eq(6.5) 
The basic block diagram of a CIC decimation filter is shown in Figure 6.2. 
- h Q p - p l ^ - j • Q - ^ 
U t J [ j t u L p r n u T L j 
z z z z 
Integrator 1 Integrator L+1 Comb 1 Comb L+1 
Figure 6.2: The block diagram of Sinc CIC filter. 
Figure 6.3 is the corresponding Sinc filter output spectrum with the input signal 
spectrum the same as in Figure 5.14. Here, our sampling frequency fs is 16384, 
bandwidth fo is 256, so after this Sinc filter, we wi l l reduce the sampling frequency to 
fsi =8*fo =2048Hz. So M=8, filter order is equal to L+1, which is 2+1=3. 
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PSD Of 2nd Order lowpass SDM 
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Figure 6.3: The spectrum of the Sine filter output 
6.2.2 Half-band filter design 
Half-band filters are normally used when decimating by a factor of 2, which means 
splitting a full band signal into two equal sub-bands, since the bandwidth now is half 
of the initial one, the sampling rate can also be reduced by a factor of 2, as shown in 
Figure 6.4. 
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1 - 5 
Figure 6.4: The response of typical half-band filter 
From Figure 6.4, we can see that the half-band filter has some symmetry 
characteristics, firstly the pass-band ripple and the stop-band ripple are equal to each 
other, and secondly the pass-band frequency and the stop-band frequency are 
symmetric with respect to 兀/2. 
These characteristics induce the most attractive property of the half-band filter, 
about half of the coefficients of response h[n] are zero, which reduce the complexity 
of the circuit. 
In this project, we design two half-band filters with different bandwidth. For the 
ist one, the input signal is the output of the Sine filter, so the input sampling frequency 
is 2048Hz. And the 2"'' one's input is just the one's output, so the input sampling 
frequency is 1024Hz. 
The Matlab codes to define the transfer function of two half-band filters are 
shown in Figure 6.5 [21], in this design we use the equal ripple structure of half-band 
filter as the response shown in Figure 6.4. 
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% 1st h&lfbtdrd filt&r (3) 8BW-MBW 
bl = firhalfbaiid(' jainordet', fpl, equiripplel)； 
[HI, Fl]=f reqz (bl, 1, nf f 12, fsl) ； % fr^qz: frequency response of digital filter, continuous tisia me freq? 
HldB=20*logl0(abs(Hl))； % dB amplitude 
figure(1) 
subplot (2j 1, 1)； 
semilogs(Fl, HldB)； 
grid on; 
axis ([10 fsl -100 0]); 
xlabel (' f requency (Hs；‘) 
ylabel (' gam (dB)') 
Trai-isferl=tf (bl, 1, fs2, ‘ 』's.•…:T ) 




% 2nd halfbard filter (4) 4Bf—>2Bf 
b2 = f irhalfbandC Hiinordsr', fp2, equiripple2)； 
[H2, F2]=freqz (b2, 1, nff13, fs2) ； % f reqz: frequency response of digital filter,, continuo-as time n^se freqs 
H2dB=20*logl0(abs(H2)) ； % dB a^ nplitude 
subplot (2, 1, 2)； 
semilogK(F2, H2dB)； 
grid on； 
axis([10 fs2 -100 0])； 
xlabel (• frequency (Hz)‘) 
ylabel C gam (dB)‘) 
Transfer2=tf (b2, 1, f s3/variible'/ z -1') 
nujna2=Trans:fer2. rmm{l}； 
dena2=Transfer2. den{l}； % 
Figure 6.5: The Matlab codes to generate the transfer fUnction of half-band filter 
Then the generated transfer functions in Matlab are shown in Figure 6,6, the first 
half-band filter has only 10 orders, but the second half-band filter has 18 orders, from 
where we can see that the smaller (fo/fs) ratio, the higher filter order needed. 
Transfer function: 
0.007117 - 0.05231 2 + 0.2952 z"-4 + 0.5 z"-5 + 0.2952 - 0.05231 s"-8 + 0.007117 z -^10 
Sampling time: 1024 
Transfer function: 
0. 001 122 - 0. 007114 z"-2 + 0. 0262 - 0.07795 z -^6 + 0. 3078 z"-8 + 0. 5 z.、-9 + 0. 3078 s'-lO 
- 0 . 07795 z"-12 + 0.0262 z"-14 - 0.007114 z"-16 + 0.001 122 z"_18 
Sampling time: 512 
Figure 6.6: The transfer functions of two half-band filters. 
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The ac responses of the corresponding two half-band filters are shown in Figure 
6.7. For the one, the -6dB point is 512Hz (2*fo), where fsi/2 =1024 =4*fo. For the 
2nd one，the -6dB point is 256Hz (fo), where fs2/2 二512 二2*fo, 
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Figure 6.7: The ac response of two half-band filters. 
Then the coefficients of two transfer functions are inserted into the Simulink 
model shown in Figure 6.8, this model is the typical FIR structure, and we can see that 
there is no feedback in the model. 
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transient ini jelay i_i oeiay i_： delay i_3 delay ceiay 1_S deiay 1_d delay i_7 delay 1_8 delay i_9 delay r H = _ I I I 
’， ， ， . , • , ’ , ” ， ’ . , . , . , . , I 1 Held 
咖 tranjlert out2 
delay 2 1 aeiay 2 2 ： 3 aelay： 4 oeiay 2 5 aeiay 2 6 delay 2 7 aeiay 2 8 Jeiay ： 3 delay 2 ii aeijy 2 1 delay ： 1： deay 2 1' aeiay 2 u 3eiay IJi cea-/2_ii delay 2_r detay 2_18 I i 1 I 1 
- - - - - - _ _ _ SwttcM Zero-CrrJer tr3n$i?rt ow 
Figure 6.8: The Simulink model of two half-band filters. 
Finally after input the Sinc filter's output into this model, we can simulate the 
half-band filter's output spectrum as in Figure 6.9 and the half-band filter's output 
spectrum as in Figure 6.10. 
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Figure 6.9: The half-band filter's output spectrum. 
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Figure 6.10: The half-band filter's output spectrum. 
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7.1. Conclusions 
In this thesis, the first chopper-stabilized high-pass DSM with experimental results 
has been reported for reducing the offset and flicker noise of the modulator. A new 
circuit technique to suppress the residual offset caused by the chopper switch charge 
injection has been proposed. Enabled by an amplifier sharing architecture, the 
technique diverts the error charge from the critical chopper to the second stage of the 
modulator such that the error becomes first-order high-pass shaped. Fabricated in a 
0.1811111 CMOS technology, the 2nd order modulator achieves a DR of 82dB over a 
signal bandwidth of 1 kHz, and has a very low offset of 403}iV and invisible 1/f noise. 
It consumes 144|iW from a 1.8V supply. 
Then in order to reduce the power consumption and improve the stability, a second 
chopper-stabilized DSM is proposed with simulation results. The feed-forward 
structure is used. This DMS also uses the high-pass structure but only involving the 
stage of DSM in order to reduce the circuit complexity and improve the stability. 
Designed and simulated in a 0.18|im CMOS technology, this modulator achieves a 
SNDR of 55dB over a signal bandwidth of 256Hz, and has a very low power 
consumption of 8OO11W from a 1.2V supply. In theory it has no offset and 1/f noise. 
Last, the design of a decimation filter in Matlab is also reported. 
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7.2. Future Works 
In the future, some further research can be done along the direction of this work. 
The suggested further works are listed below. 
• Further power reduction of the DSM 
The portable biomedical devices need long duration and small area, and in most 
case, they do not need very high resolution. In our second DSM, the power 
consumption can be further reduced by lowering the oversampling frequency by 
adding the modulator loop order. Because for a second order DSM, doubling the 
oversampling frequency means doubling the operational amplifier's bandwidth, as a 
result doubling the power consumption; but adding the loop order from two to three 
only means to add third stage amplifier, and it wi l l increase the power consumption by 
about 50%. So in the future work, we can consider reducing the oversampling 
frequency and increasing the loop order to realize modulator with less power. 
• Fabricate and measure the DSM 
Although simulation results of the DSM showed good performance, 
measurement results are the final proof of the circuit. 
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